A procedure to calibrate the temperature measurements in the transient regime of internal IR-laser deflection ͑IIR-LD͒ apparatus is presented. For this purpose, a thermal test chip ͑TTC͒, whose behavior is analytically well described by a simple model, is used. During the calibration process, the TTC is thermally excited during short heating times ͑up to 250 s͒, estimating its internal temperature profile by IIR-LD measurements. Afterwards, experimental results and model predictions are compared. Good agreement between theory and experiment is found when a temperature rise ranging from 0 to 1.4 K is measured. The presented procedure can be also used to thermally calibrate optical probing apparatus for measuring the thermal behavior of power devices, as well as to determine thermal parameters of other materials, such as SiC and GaN. In particular, it should be very useful for the determination of the thermo-optical coefficient ͑‫ץ‬n / ‫ץ‬T͒ C of such materials. In the present work, a value for ͑‫ץ‬n / ‫ץ‬T͒ C of 2.0ϫ 10 −4 K −1 is found in silicon, which agrees with literature reported values. The benefits of this method are its simplicity, accuracy, and low time consumption.
INTRODUCTION
In the past years, several techniques have been developed to measure the internal temperature of power devices, improving the spatial resolution achieved in the junction temperature measurement. One of them is the internal IRlaser deflection ͑IIR-LD͒ ͑Ref. 1͒. In this technique, an IRlaser probe beam goes through a biased device under test ͑DUT͒, striking on its lateral sides perpendicularly. From the measurement of the radiation absorption and beam deflection, it is possible to deduce a longitudinal averaged value for the temperature gradient and free-carrier concentration at a given depth. 2 The beam deflection is due to the refractive index gradient ٌ y n ͑"mirage" effect͒. The mirage effect is induced by the coupled contribution on ٌ y n of temperature and free-carrier concentration gradients ٌ͑ y T , ٌ y C͒ inside the device, as described by
where ͉͑‫ץ‬n / ‫ץ‬C͉͒ T and ͉͑‫ץ‬n / ‫ץ‬T͉͒ C denote the proportionality coefficients for free-carrier and temperature gradients, respectively. In the present work, only thermal effects will be considered ٌ͑ y C =0͒, as explained further. Taking into account that ٌ y n is proportional to the laser beam deflection signal V out,y measured with a germanium four-quadrant photodetector, the ٌ y T at a given measurement depth can be written as
where NA is the laser beam numerical aperture, L is the device lateral dimension, Ј is a detection circuit constant, f L 2 is the focal length of a setup lens, and n 0 is the silicon refractive index at room temperature. Measuring ٌ y T at different depths, the internal temperature profile of the device can be evaluated integrating ٌ y T along the vertical direction. As can be observed from Eq. ͑2͒, several parameters are involved in the ٌ y T determination. Consequently, various error sources may appear in the proportionality factor determination, relating V out,y with ٌ y T. Therefore, a calibration procedure must be carried out.
In this work, a calibration procedure for the IIR-LD apparatus is presented. The method is based on a thermal test chip ͑TTC͒, whose behavior is well described by an analytical thermal model. Thus, from a direct comparison of the extracted temperature with the model prediction, the mentioned proportionality factor is determined.
THERMAL TEST CHIP

TTC structure description
As Fig. 1 shows, the TTC structure consists of a 525-m silicon substrate ͑low doped͒ with polysilicon stripes distributed on its topside surface ͑6 ϫ 6 mm 2 ͒, acting as a heating resistor. Two kinds of substrates have been used for the TTC manufacturing: N type ͑1 ϫ 10 14 cm −3 ͒ and P type ͑1 ϫ 10 15 cm −3 ͒. The stripes are interconnected in parallel obtaining a 60-⍀ resistance value. Moreover, they are electrically isolated from the silicon substrate by a very thin SiO 2 layer ͑38 nm͒, practically not affecting the heat diffusion towards the silicon substrate. This stripe-shape topology of the heating resistor assures that the current density is uniformly distributed inside them, reaching a uniform heating of the substrate topside. The polysilicon stripes are 20 m wide and 5.52 mm long, with a 17-m separation between each stripe ͑see Fig. 1͒ . These dimensions lead to achieve a perfect vertical heat flow from a given depth ͑30 m, approximately͒, obtaining a one-dimensional ͑1D͒ temperature profile along the TTC depth, as shown further. The TTC preparation process starts by polishing its lateral sides, which interact with IR-radiation, enhancing its transmission. After that, the TTC is soldered on an insulator metal substrate ͑IMS͒ and the heating resistor contacts are established with aluminum wire bonds.
TTC simulated thermal behavior
In order to demonstrate that the stripe distribution of the heating resistor allows obtaining a 1D profile of temperature rise within the TTC, three-dimensional ͑3D͒ simulations using the FLOTHERM package 3 are performed. Figure 2 illustrates the used 3D structure for this purpose, corresponding to a part of the fabricated TTC. In this figure, it can be observed a substrate of 373ϫ 600 m 2 lateral dimensions and 525 m thickness, with ten polysilicon stripes ͑20 m wide͒, on its topside, distanced 17 m apart. The basic thermal behavior of the full size ͑6 ϫ 6 mm 2 ͒ TTC can be understood with such a simplified structure, avoiding excessive simulation times. The thin SiO 2 layer, placed between the polysilicon and the silicon substrate, has not been taken into account in the performed simulations, since its transient thermal effects do not affect the heat-flow evolution at the time scale analyzed in the present work. Regarding the simulation conditions, a constant power has been dissipated for each stripe, deriving its value from the heat flux density dissipated on the full-sized TTC top ͑45 mW for each stripe corresponding to 60 W for the whole TTC͒. The initial temperature condition is room temperature ͑293 K͒, and the boundary conditions are adiabatic on the top surface of the simulated structure and isothermal surface on the bottom ͑293 K͒. The main simulation results are shown in Figs. 3 and 4. Figure 3 shows the temperature distribution along the x axis for several depths, ranging from y =0 to y =40 m, at the time instant t =50 s. As can be observed, the temperature distribution along x is almost constant from y =30 m. Subsequently, a 1D temperature profile is approximately achieved from this depth inside the TTC. For this reason, all measurements will be performed from a 70 m depth, assuring that a 1D profile of ⌬T is well established.
In Fig. 4 , the two-dimensional ͑2D͒ cross-sectional view of the temperature distribution corresponding to the x-y plane located at z = 300 m is shown at the time instant t = 250 s. As a main noticeable fact, the isothermal line cor- responding to T = 293 K is 135 m from the structure backside, indicating that the heat front has not reached it yet. Consequently, the TTC can be thermally considered as a semi-infinite medium. Moreover, a temperature rise below 2.5 K for t = 250 s is obtained for a 60 W equivalent power dissipated on the whole TTC top, also assuring that the involved thermal parameters, i.e., the thermal conductivity and diffusivity, remain constant.
TTC thermal modeling
According to simulation results from the previous section, the evolution of the temperature rise inside the TTC may be described using the solution of the 1D equation of heat conduction in a semi-infinite solid with a power source at y = 0 dissipating a constant power P 0 in a given area A ͑Ref. 4͒:
ͪͬ ,
͑3͒
where ٌ͉ y T͉ 0 and ␣ denote the steady-state temperature gradient and the thermal diffusivity of silicon, respectively. Moreover, ٌ͉ y T͉ 0 may be expressed as follows:
where A and k correspond to the device active area ͑30 mm 2 ͒ and the thermal conductivity of silicon ͑0.148 W mm −1 K −1 ͒ ͑Ref. 5͒, respectively. ␣ may be derived from
where and c are the mass density of silicon ͑2.33 ϫ 10 −6 kg mm −3 ͒ ͑Ref. 5͒ and the specific heat of silicon ͑713 J kg −1 K −1 ͒ ͑Ref. 5͒, respectively.
THERMAL CALIBRATION
Procedure description
The calibration procedure will consist in estimating the temperature profile from a direct measurement, using Eq. ͑2͒, and comparing it with the model prediction of Eqs. ͑3͒-͑5͒. To evaluate Eq. ͑2͒, aside from directly involved apparatus parameters easily determined ͑L , Ј, n 0 , NA , f L 2 ͒, the ͉͑‫ץ‬n / ‫ץ‬T͉͒ C value is also required. Subsequently, different values found in the literature, 6-9 summarized in Table I , are employed.
For the proposed calibration procedure, the selection of the model parameters k and ␣ is critical. The selected values have been taken from the literature for the experimental conditions of this work. k shows the main contribution to the uncertainty of the model prediction, and a 10% variation of its value is found depending on the different references. Nevertheless, Eq. ͑3͒ is very robust under the variation of this parameter. Namely, when k experiences a 10% variation, the temperature prediction shows a variation below 2% for all observed depths ͑from y =70 m to y = 495 m͒. This fact is a direct consequence of the decreasing exponentials that nullifies the effect of k −1 dependence of Eq. ͑3͒. The heating process parameters, i.e., dissipated power and heating time ͑t͒, are controlled by the excitation circuit presented in Fig. 5 ͑Ref. 10͒. As shown in the figure, this circuit is formed by an insultated gate bipolar transistor ͑IGBT͒, its gate driver, gate resistors ͑R G ͒, the TTC, and two decoupling capacitors to assure pulsed current levels up to 25 A for a voltage source ͑V S ͒ up to 300 V. Furthermore, the conduction time can be controlled between 10 and 500 s by means of a 33120A Hewlett Packard function wave-form generator. The dissipated power is established by the level of the current pulse I C conducted in the polysilicon stripes ͑Joule effect͒, which is adjusted through the V S voltage. As experimental conditions, a maximum heating time of 250 s has been chosen to be in the validity conditions of Eq. ͑2͒, as previously mentioned. Regarding the dissipated power on the TTC top, a maximum value of 60 W is selected. In such conditions, the thermal conductivity and diffusivity remain constant because of the low values of temperature increase reached inside the TTC. thermo-optical coefficient values to ⌬T estimation, are shown for the P-type TTC. Figure 6 shows the time evolution of V out,y at the various depths considered in this work during a heating time of 250 s for P 0 = 60 W. As inferred from Eq. ͑2͒, note that ٌ y T follows the same behavior as V out,y . For measuring depths close to the chip top ͑70, 95, and 120 m͒, V out,y presents oscillations. They are due to interference phenomena on the detector surface, as a result of the superposition of the probe beam ͑main ray͒ with its multiple reflections into the TTC lateral sides. 11 Its origin is a consequence of the refractive index increase with temperature, which changes the optical path between all the interacting rays ͑Fabry-Perot interference͒. This effect is more important closer to the heat source, since the temperature increase is higher. Figure 7 depicts the vertical temperature profile for t = 250 s evaluated using different ͑‫ץ‬n / ‫ץ‬T͒ C coefficient values from the literature. In this case, all the values of Table I are used to evaluate Eq. ͑2͒. The best agreement with the theoretical model is achieved considering Magunov's coefficient value 9 being the most suitable thermo-optical coefficient in the present case. It can be observed that the estimated ⌬T using Magunov's, Bertolotti's, and Li's reported values is agreed among them and diverge from the estimation corresponding to Seliger's coefficient when their experimental error is considered. This difference might arise from the experimental method followed by Seliger et al. While the former measured both the refractive index and the temperature variation for ͑‫ץ‬n / ‫ץ‬T͒ C determination, Seliger et al. obtained this value comparing Fabry-Perot interference measurements with a simulated temperature profile.
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Temperature rise measurements
Once the suitable thermo-optical coefficient is found, ⌬T can be measured in both kinds of TTC substrates. Thus, aside from direct comparison between the 1D model and measurements, the obtained results may be verified. This is possible since ͑‫ץ‬n / ‫ץ‬T͒ C does not depend on doping level, 9, 13 and, subsequently, the thermal proportionality factor is not affected. Figure 8 presents the model prediction on ⌬T and the experimental results using the Magunov's coefficient for different heating times. These results are contrasted for each TTC type, presenting the P-type case in Fig. 8͑a͒ and the N-type in Fig. 8͑b͒ . As can be observed, a very good agreement between theory and experiment is obtained.
For further verification, ⌬T inside the N-type TTC is also measured for two different P 0 values and compared with the model prediction, as shown in Fig. 9 From these results, it can be observed that the measured ⌬T in both cases are scaled by a factor of 2, which corresponds to the ratio between dissipated powers. This fact agrees with theory as it can be inferred from Eq. ͑3͒, where, at a given time, the ⌬T value only depends on the dissipated power. In both cases, the difference between measurements and model prediction is 17% for t =50 s, but, from t = 150 s, it is drastically reduced below 5%. This higher difference for short heating times ͑t =50 s and t = 100 s͒ can be associated with experimental limitations. However, the accuracy of this technique allows, inside a 6 ϫ 6 mm 2 chip, ⌬T measurements as low as 100 mK with a discrepancy from the model prediction of 17 mK.
